


VERSION HISTORY

Index:


- P01: REVISION HISTORY
- P02: BLOCK DIAGRAM
- P03: POWER TREE
- P04: DDR3 16X2
- P05: CPU
- P06: PMIC
- P07: FLASH
- P08: AUDIO
- P09: USB/T-CARD
- P10: CAMERA
- P11: LCD
- P12: Euler e Connector
- P13: VIDEO
- P14: LED POWER
- P15: WIFI+BT
- P16: CTP/IR
- P17: Pi-2 Connector
- P18: EMAC/GMAC
- P19: EMAC/GMAC

Revision	Description	Date	Drawn	Checked	Approved
Ver 1.0	Release version	2015-04-22			
Ver 1.3	Added USB port power option	2016-01-13			











BLOCK DIAGRAM



POWER TREE




DDR3 8bx4








Pine A64	
Title	PINE A64+ 2GB
Document Number	DDR3
Date:	Monday, January 11, 2016
Sheet	4 of 19
Rev	1.3

CPU






Away from the board outline and sensitive signal.
Around GND line.



Away from the board outline and sensitive signal.
Around GND line.
Routing in Power Layer.

























Pine A64	
Document Number PINE A64+ 2GB	
Size A3	Rev 1.3
Date: Thursday, January 07, 2016	Sheet 5 of 19

Power







$$V_{out} = 0.6 \times (1 + RA/RB)$$

$$I_{max} = 2A$$





Title		PINE A64+ 2GB	
Document Number		POWER	
Size	A3	Date:	Wednesday, January 13, 2016
Sheet	6	of	19
Rev	V1.3		

NAND/eMMC




AUDIO

HP_JACK





<i>Pine A64</i>	
Title PINE A64+ 2GB	
Document Number AUDIO	
Size A3	Rev V1.3
Date: Thursday, January 07, 2016	Sheet 8 of 19



T-CADD/USB





T-CARD





USB



USB










Differential pairs
 ZO= 90 ohm






Title		PINE A64+ 2GB	
Document Number		T-CARD/USB	
Size	A3	Date	Thursday, January 07, 2016
Rev	1.3	Sheet	9 of 19




CAM9F5






LCD



MIPI-LCD







HSD 10V/3.7V CPT Vcom=4.3V




Pine A64	
Title	PINE A64+ 2GB
Document Number	MIPI-LCD
Size	A3
Date	Thursday, January 07, 2016
Sheet	11 of 19
Rev	V1.3

Euler bus






<i>Pine A64</i>	
Title	PINE A64+ 2GB
Document Number	EULER
Size	A3
Date:	Thursday, January 07, 2016
Sheet	12 of 19
Rev	V1.3

VIDEO




Differential pairs
Z0= 100 ohm




<i>Pine A64</i>	
Title	PINE A64+ 2GB
Document Number	VIDEO
Size	A3
Date:	Thursday, January 07, 2016
Sheet	13 of 19
Rev	V1.3

LCD POWER




Backlight








<i>Pine A64</i>	
Title PINE A64+ 2GB	
Document Number LCD POWER	
Size A4	Rev V1.3
Date: Thursday, January 07, 2016	Sheet 14 of 19

WIFI+BT








A64




CTP

IR




Title			Pine A64		
Document Number			CTP/IR		
Size	Date		Sheet	of	Rev
A3	Thursday, January 07, 2016		16	19	V1.3

PI-2 bus




A64




<i>Pine A64</i>	
Title PINE A64+ 2GB	
Document Number PI-2	
Size A3	Rev V1.3
Date: Thursday, January 07, 2016	Sheet 17 of 19

GMAC-3V



PHY_VDD33


PHY_AVDD33



3.3/2.5V RGMII Power

PHY_VDD33


PHY_VDD25



Reserve for 2.5V RGMII power (if MAC support 2.5V RGMII)

R80 for 3.3V RGMII
R81 for 2.5V RGMII (From 3.3-2.5V LDO)
R82 for 2.5V RGMII (From ACR 2.5V)
RTL8201FN/EN:GR81(NC) GR82(NC)


For EMI GC27,GC28 must close to pin15 and pin21



RTL8211CN/D/E	GL1	C56	U10	GR65	GR66	GR122	GC41/GC57
Enable switching regulator	○	○	✗	○	✗	✗	○
Disable switching regulator	✗	✗	○	✗	○	○	✗


Note 1: The Trace length between GL1 and Pin 48 must be within 0.5 cm. GC40 and GC41 to G L1 must be within 0.5cm.

RTL8211D/8211CN:GC40 22uF(X5R)
RTL8211E: GC40 4.7uF(X5R)



VDDREG

RTL8211D/8211CN: L1=4.7uH
RTL8211E: L1= 2.2uH




Note 2: The Trace length from C56, C57 to Pin 44,45 must be within 1 cm. The trace width from PHY_AVDD33 to Pin 44,45 should >40mils

Isolation VDDREG and AVDD33
RTL8201FN/EN:GC56(NC),GC57(NC),GR146(NC)
RTL8211CN/8211D: GC56 22uF(X5R)
RTL8211E: GC56 4.7uF(X5R)

External Power Source


U10,GC69,GC68, GR122,GR120 and GR121 are only used by 8211CN/8211D/8211E application when switching regulator is disabled. For other applications, please remove them.

RESERVE










RTL8201FN/EN :
C40,C41,GL1 is NC
GC33,GC38,GC35,GC37 is NC

Reserve for EMI






Pine A64			
Title		PINE A64+ 2GB	
Document Number		EMAC/GMAC	
Size	A3	Rev	V1.3
Date:	Thursday, January 07, 2016	Sheet	18 of 19




Configuration Setting

MII/RMII Setting only for RTL8201FN
& RTL8201EN PHYAD2
Setting only for RTL8211E



RTL8211D/E: If use 2.5V RGMII please pull down (GR123)RXD0/SELRGV
RTL8211CN/8201EN:GR123,GR124 NC








RTL8211CN/8211D/8211E:
GR76,GR78: Config for all capability
GR71,GR74: PHY Address=01 (8211D/8211CN)
GR46,GR71,R74: PHY Address=001 (8211E)
GR69,GR85: Without TX/RX Delay

RTL8201EN:
GR88:MII Interface
GR77:SN1 Interface
GR71,GR74: PHY Address=001
Other resistors are NC

RTL8201FN:
R78 : REF_CLK Input
R77: REF_CLK Output
R69,R71,R74: PHY Address=001
Other resistors are NC

RSET/ENSWREG/CLK125 Co-layout



RGMII/RMII

